output stage which may be enabled or disabled by the application of an input control signal Note 1 to entry: In the disabled mode the output impedance of the gate is set to a high level permitting the application of test signals to the following stages.
|